Abstract-
I. INTRODCICTION
AST, high denbity static RAM'S require both a small, F stable bitcell and a high performance process. At the 16 Mb generation, a bitcell area of less than 9.0 pm2 is required in order to meet packing density and package constraints. This can be achieved using I-line lithography with multiple layers of polysilicon to accomplish the various bitcell functions and multiple self-aligned contacts to further increase packing density. Usc of I-line plu.; phase-shift or deep UV lithography provides for even smaller bitcell areas. With the scaling of power supply voltage and bitcell area. cell stability becomes of increasing importance. A symmetrical split word-line bitcell layout [ I ] , 121 and thin film PMOS polysilicon transistors (TFT's) as SRAM loads have been introduced in order to enhance cell xtability. Speed or access time requirements are met by adding a high performance, double polysilicon bipolar transistor [ 3 I. With careful design, bipolar parasitic capacitances can be further reduced without an increase in proccss complexity 141. With the aggressive scaling of bitcell areas at the 4 Mh generation and beyond. soft error rate has become a primary reliability concem for SRAM's 151, 161 . In this technology, a quadruple-well has been developed to provide diodk isolation for the memory array while allowing for simultaneous optimization of MOSFET and bipolar transistors. Table I is an outline of the process How and Table I1 summarizes process parameters. Major device parameters are presented in Table 111 . This CMOS-based BiCMOS technology uses triple buried layer and triple well implants. resulting in four distinct well regions: bipolar. PMOS, peripheral NMOS, and array. SER considerations dictate a diode isolated array, but the thinner epi required by bipolar scaling forces the introduction of a separate array buried layer. A grown epitaxial layer thickness of 1.6 jrm gives a final flat zone width of approximately 0.40 pm. Separate n-well and collector regions are required to meet MOSFET punchthrough and bipolar breakdown requirements. A split well drive technology eliminates the need for chan-stop implants and reduces MOS- TIT'S are used as SRAM loads in order to improve cell stability. In this quadruple poly process, the first polysilicon layer forms the MOSFET gates and the bipolar extrinsic base; the second is used for the bipolar emitter, the first self-aligned contact, and a local interconnect; the third poly forms the second self-aligned contact and the TFT gate; while the fourth layer is used for the TFT channel. The first and second polysilicon layers are strapped with WSi, and TiSi2, respectively, giving sheet resistances of 10 and 2Wsquare. Two self-aligned contacts are employed to reduce bitcell area.
PROCESS TECHNOLOGY
Tungsten plugs are used at contact and via 191. Stacked contacts and vias as well as headless contacts are employed. Two levels of aluminum copper (AICu) metallization are employed. Planarization prior to both metal layers is by a standard resist etchback (REB) approach [IO] . Conventional I-line lithography is used to achieve pitches of 1.0, 0.8, and 1.05pm at active, gate poly, and metal-1 respectively; 0.45 x 0.45pm bit-line contacts; and 0.50 x 0.50pm vias.
This technology is designed for a power supply voltage of 3.3 v. 
DEVICE CHARACTERISTICS

A. Quadruple Well Design
A diode isolated array is used in this technology to provide protection against alpha particle events and to allow the option of applying a back-bias to the array. A junction under the array cuts off alpha particle funneling tails and reduces the charge collected at the storage node after an SER event. In designing this process, it was found that the requirements for the buried layers under the array and the bipolar differ. Placing the bipolar buried layer under the array increases the risk of vertical punchthrough and snapback. Consequently, two different n-type buried layers are required. The p-type buried layer serves to provide isolation and compensate for arsenic autodoping during epi growth. It has also been found that unlike the previous generation, for a 0.35 pm technology, the doping requirements for the nwell and the collector are beginning to again diverge. Placing a bipolar in an nwell with sufficient doping to suppress PMOS punchthrough would result in an unacceptable degradation in base-collector breakdown. A split-well drive is used in our process where a portion of the well drive occurs after field oxide growth.
This eliminates the need for chan-stop implants while reducing the narrow width effect. The quadruple well structure was optimized using two dimensional process (SUPREM-4) and device (PISCES-2B) simulation. Fig. 2 presents the results of SUPREM-4 simulations, depicting the well structure and doping contours at the edge of the array and peripheral p-wells. The quadruple well was designed to prevent punchthrough between the n+ source/drain and array buried layer as well as between the array p-well and the p-type substrate. Good electrical connection to the array buried layer from the adjacent n-well is also achieved.
B . Isolation
PELOX [8], or poly-encapsulated local oxidation of silicon, is used to achieve an active pitch of 1.0 pm, with a nominal final or physical line and space of 0.40 and 0.60 pm, respectively. Fig. 4 is a TEM cross section of the final PELOX bird's beak structure. This figure demonstrates that there is no evidence of gate oxide thinning nor any silicon defects at the active edge. PELOX provides electrical isolation for a beak-to-beak field isolation space as small as 0.55 pm, as illustrated in Fig. 5 . The steep bird's beak profile of PELOX and the split well drive process serve to suppress the narrow width effect for MOSFET's with physical widths as small as 0.30 pm, as shown in Fig. 6 . Finally, it has been demonstrated that PELOX does not degrade gate oxide integrity and diode quality relative to conventional LOCOS and poly-buffered LOCOS (PBL) technologies.
C. MOSFETs
In this technology, surface channel NMOS and buried channel PMOS transistors have been used to maintain process simplicity. Drive current was optimized while ensuring an adequate lifetime under hot-carrier stress and an off-leakage due to punchthrough, drain-induced barrier lowering (DIBL), and GIDL (gate-induced drain current) of less than 0.1 and 1.0 pA/pm of device width for NMOS and PMOS transistors, respectively. The transistor design provides long channel behavior to a minimum physical gate length of 0.30 pm. Device characteristics for NMOS and PMOS devices are pre- sented in Fig. 7 . The subthreshold characteristics demonstrate that MOSFET off-current has been held to below 0.10 and 1.0 pA//Lm of device width for NMOS and PMOS transistors, respectively. Achieving such low off-current values requires some tradeoffs in on-current. From the drain current characteristics, it is seen that the nominal drive current achieved is 360 and 180 pA/pm for NMOS and PMOS, respectively. Fig. 8 by using a selectively compensated collector (SCC) and by pulling the p-well and p+ buried layer away from the bipolar edge [4] . In the SCC approach. the collector region is lightly p-type doped. except for a moderately doped n-type pocket implanted through the emitter window. Hence, the collector is now self-aligned relative to the base and emitter. The onset of base pushout is delayed while collector-base capacitance is further reduced since the entire p-type collector region is fully depleted under normal bias conditions. Pulling the p-well back from the collector edge further lowers collector-substrate capacitance, at the cost of much lower process complexity than would be required for trench isolation. The combination of SCC plus the pwell pullback results in the reduction of collector-base (CCS) and collector substrate (CCS) capacitances to 5 fF and 8.8 fF (at 0 and 3.0 V, respectively) while maintaining adequate emitter-base (BVEBO), collector-base ( B V C B~) , and collector-emitter (BVCEO) breakdown voltages of 5.4, 2 1 .O, and 4.6 V, respectively. The power delay product is reduced to 50 fJ, a factor of seven improvement over the previous generation single polysilicon bipolar and a factor of four over a previous generation double polysilicon device [3] . A PNP bipolar transistor has been formed in this process at the cost of a single implant step. Fig. 9 is a schematic cross section of the double polysilicon NPN bipolar transistor, illustrating the SCC region and the p-well pulled back from the collector edge. An SEM cross section of the bipolar with an n-ECL resistor merged into the structure in order to further reduce parasitic capacitances is presented in Fig. 10 . Fig. 11 presents Gummel plots for the 0.40 pm NPN and PNP bipolars. Nearly ideal characteristics are achieved down to 10 pA of collector current. Simulated and measured ECL gate delays as a function of switching current are presented in Fig. 12 . Merging the ECL resistor into the bipolar structure and employing a walled emitter substantially improve bipolar performance.
E. Thin-Film Transistors
A thin-film PMOS polysilicon transistor (TIT) is required as an SRAM load at the 16 Mb generation in order to improve cell stability and reduce standby current. An undergated TFT structure provides savings in bitcell area relative to an overgated device. Turn-on characteristics for an undergated PMOS TFT with a 150 A deposited gate dielectric and a 800 8, channel poly are presented in Fig. 13 . An on-to-off ratio of lo5 has been achieved at 3.3 V and lo6 at 5.0 V. The gate-todrain offset and gate-to-source underlap have been optimized experimentally. These data are presented in Fig. 14 and 15 , respectively. The steep rise in off-current with decreasing gateto-drain off-set is due to an increase in gate-to-drain electric fields which causes grain-boundary field emission induced leakage current. The sharp drop in on-current with increasing offset is caused by a rise in drain resistance. A comfortable operating range can be found, with sufficient margin against misalignment.
F. Bit-Cell Design
A split word-line bitell architecture has been adopted for the 16 Mb generation [ I ] , 121. The symmetrical layout improves cell stability over a wider range of process variation and the reduced number of unique feature shapes eases process development. There are now no active fingers, which reduces two-dimensional field oxide encroachment effects [ 11.
With I-line lithography and manufacturable overlay tolerances, a bitcell area of 2.1 x 4.1 = 8.Cilprn2 is achieved. Additionally, the split word-line bitcell layout readily lends itself to implementation of altemating (Levenson) phase shift mask configurations [ 131 on several critical levels. Optimized phase shift layouts were obtained by means of aerial image simulations using SPLAT [ 141. With I-line lithography plus phase shift applied to three polysilicon layers or with deep UV lithography, a bitcell area of 1.9 x 3.85 = 7.321mi2 can be achieved (Fig. 16) .
Four levels of polysilicon and two self-aligned contacts are used in this bitcell to increase packing density. The first self-aligned contact is formed between poly-2 and active and provides a bit-line contact landing pad and VSS pickup.
Since this self-aligned contact also forms the bipolar emitter, minimizing the contact resistance (to below 1OOR . pm2) is essential. The second self-aligned contact is formed between the first and third poly layers and connects the TFT's and bulk MOSFET's. Because this contact is in series with the TFT, its resistance is less critical and values as great as 10-100 kR are acceptable. Fig. 17 is a schematic cross-section of the bitcell showing the four poly layers, two self-aligned contacts, and undergated TFT. Fig. 18 is an SEM cross section of the split word-line bitcell, showing poly-I strapped with tungsten polycide, poly-2 strapped with titanium salicide, poly-3 and poly-4 which comprise the undergated TFT, and the second self-aligned contact. Fig. 19 is an SEM top-view of the 8.61 pm2 bitcell illustrating the undergated TFT's. 
IV. CONCLUSIONS
